18EC734 Data Structures using C++ syllabus for EC



A d v e r t i s e m e n t

Module-1 Introduction to Digital Signal Processing 8 hours

Introduction to Digital Signal Processing:

Introduction, A Digital Signal -Processing System, The Sampling Process, Discrete Time Sequences, Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear Time-Invariant Systems, Digital Filters, Decimation and Interpolation.

Computational Accuracy in DSP Implementations:

Number Formats for Signals and Coefficients in DSP Systems, Dynamic Range and Precision, Sources of Error in DSP Implementation.

Module-2 Architectures for Programmable Digital Signal -Processing Devices 8 hours

Architectures for Programmable Digital Signal -Processing Devices:

Introduction, Basic Architectural Features, DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address Generation Unit, Programmability and Program Execution, Speed Issues, Features for External Interfacing.

Module-3 Programmable Digital Signal Processors 8 hours

Programmable Digital Signal Processors:

Introduction, Commercial Digital Signal-processing Devices, DataAddressing Modes of TMS320C54XX, Memory Space of TMS320C54xx Processors, Program Control. Detail Study of TMS320C54X & 54xx Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54xx Processor.

Module-4 Implementation of Basic DSPAlgorithms 8 hours

Implementation of Basic DSP Algorithms:

Introduction, The Q - notation, FIR Filters, IIR Filters, Interpolation and Decimation Filters (one example in each case).

Implementation of FFT Algorithms:

Introduction, An FFT Algorithm for DFT Computation, Overflow and Scaling, Bit- Reversed Index. Generation & Implementation on the TMS320C54xx.

Module-5 Interfacing Memory and Parallel I/O Peripherals to Programmable DSP Devices 8 hours

Interfacing Memory and Parallel 110Peripherals to Programmable DSP Devices:

Introduction, Memory Space Organization, External Bus Interfacing Signals. Memory Interface, Parallel I/O Interfuce, Programmed I/O, Interrupts and I/O Direct Memory Access (DMA).

Interfacing and Applications of DSP Processors:

Introduction, Synchronous Serial Interface, A CODEC Interface Circuit, DSP Based Bio-telemetry Receiver, A Speech Processing System, An Image Processing System.

Course Outcomes:

At the end of this course, students would be able to:

1.Comprehend the knowledge and concepts of digital signal processing tech­niques.

2. Apply the knowledge of DSP computational building blocks to achieve speed in DSP architecture or processor.

3.Apply knowledge of various types of addressing modes, interrupts, periph­ erals and pipelining structure of TMS320C54xx processor.

4. Develop basic DSP algorithms using DSP processors.

5. Discuss about synchronous serial interface and multichannel buffered se­ rial port (McBSP) of DSP device and demonstrate the programming of CODEC interfacing.

 

Question paper pattern:

  • Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks. 
  • Each full question can have a maximum of 4 sub questions. 
  • There will be 2 full questions from each module covering all the topics of the module.
  • Students will have to answer 5 full questions, selecting one full question from each module.
  • The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

 

TextBook:

  • "Digital Signal Processing", Avatar Singh and S. Srinivasan, Thomson Learning, 2004.

Reference Books:

1. "Digital Signal Processing: Apractical approach", Ifeachor E. C., Jervis B. W Pearson-Education, PHI, 2002.

2. "Digital Signal Processors", B Venkataramani and M Bhaskar, TMH, 2nd, 2010

3. "Architectures for Digital Signal Processing", Peter Pirsch John Wiley, 2008

Last Updated: Tuesday, January 24, 2023